Browser not supported

✕
Go back

Tier limit reached

✕

SR flip flop using nand gates (1)

0
Favorite
1
copy
Copy
118
Views
Open Circuit
SR flip flop using nand gates (1)
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for SR flip flop using nand gates (1)

Circuit Graph

D flip-flop created from NAND gates, using clock voltage as the data source. I recommend setting the Grapher time range from 0-5 seconds after running the simulation.

There are currently no comments

Profile image for ASIF

SR flip flop using nand gates (1)

ASIF

Creator

Profile image for mohammed_tariq

Mohammed_Tariq

31 Circuits

Date Created

1 year, 7 months ago

Last Modified

1 year, 7 months ago

Tags

  • digital
  • nand gate
  • flip-flop

Circuit Copied From

SR flip flop using nand gates

Related Circuits

Preview of 4-Bit Digital Counter

4-Bit Digital Counter

by Dayna

30684
16
copy
926
Preview of 3 bit Counter

3 bit Counter

by KWen99

17090
4
copy
163
Preview of Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

by GGoodwin

10058
0
copy
31

© 2025 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for SR flip flop using nand gates (1)

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕