DOWN COUNTER-111

0
Favorite
1
copy
Copy
292
Views
DOWN COUNTER-111

Circuit Description

Graph image for DOWN COUNTER-111

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for nv4824@srmist.edu.in

DOWN COUNTER-109

nv4824@srmist.edu.in

Creator

yeshwanthkumar

18 Circuits

Date Created

4 years, 1 month ago

Last Modified

4 years, 1 month ago

Tags

  • digital
  • counter

Circuit Copied From