EX(10)down counter

0
Favorite
1
copy
Copy
151
Views
EX(10)down counter

Circuit Description

Graph image for EX(10)down counter

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for ss1260

EX(10)down counter (1)

ss1260

Creator

ss1260

24 Circuits

Date Created

2 years ago

Last Modified

2 years ago

Tags

  • digital
  • counter

Circuit Copied From