Exp 10(b) 3-BIT SYNCHRONOUS DOWN COUNTER

0
Favorite
1
copy
Copy
115
Views
Exp 10(b) 3-BIT SYNCHRONOUS DOWN COUNTER

Circuit Description

Graph image for Exp 10(b) 3-BIT SYNCHRONOUS DOWN COUNTER

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for harivatsa_1

Exp 10(b) 3-BIT SYNCHRONOUS DOWN COUNTER

harivatsa_1

Creator

srinivas28

14 Circuits

Date Created

2 years ago

Last Modified

2 years ago

Tags

  • digital
  • counter

Circuit Copied From