Exp 10_74

0
Favorite
2
copy
Copy
166
Views
Exp 10_74

Circuit Description

Graph image for Exp 10_74

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2011027010074

Copy of Exp 10_74

RA2011027010074
Profile image for RA2011027010083

Exp 10_83

RA2011027010083

Creator

RA2011027010074

19 Circuits

Date Created

3 years, 1 month ago

Last Modified

3 years ago

Tags

  • digital
  • counter

Circuit Copied From