Browser not supported

✕
Go back

Tier limit reached

✕

ADE Experiment 10 (Down Counter)

0
Favorite
1
copy
Copy
193
Views
Open Circuit
ADE Experiment 10 (Down Counter)
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for ADE Experiment 10 (Down Counter)

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for akankshasanjaysingh77

ADE Experiment 10

akankshasanjaysingh77

Creator

Profile image for sd3059

sd3059

10 Circuits

Date Created

2 years, 11 months ago

Last Modified

2 years, 11 months ago

Tags

  • digital
  • counter

Circuit Copied From

3-BIT SYNCHRONOUS DOWN COUNTER

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

11572
7
copy
270
Preview of 3-bit Adder

3-bit Adder

by EESal

6392
2
copy
25
Preview of 3-Bit Asynchronous Counter Using D-Flip Flop

3-Bit Asynchronous Counter Using D-Flip Flop

by Angeles_Maila

6193
1
copy
22

© 2024 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for ADE Experiment 10 (Down Counter)

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕