3-bit asynchronous down counter

0
Favorite
3
copy
Copy
836
Views
3-bit asynchronous down counter

Circuit Description

Graph image for 3-bit asynchronous down counter

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Profile image for Diya.upadhyay

2-bit asynchronous down counter

Diya.upadhyay
Profile image for IRFAN_2022484554

3-bit asynchronous down counter

IRFAN_2022484554
Profile image for user-116863

3-bit asynchronous down counter

user-116863

Creator

Harshitasi

67 Circuits

Date Created

4 years, 1 month ago

Last Modified

4 years, 1 month ago

Tags

  • digital
  • counter
  • 4-bit

Circuit Copied From