10_downCounter

0
Favorite
2
copy
Copy
85
Views
10_downCounter

Circuit Description

Graph image for 10_downCounter

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for shrey096

10_downCounter

shrey096
Profile image for nithish17

10_downCounter

nithish17

Creator

Mahesh_Kandula

23 Circuits

Date Created

2 years, 2 months ago

Last Modified

2 years, 2 months ago

Tags

  • digital
  • counter

Circuit Copied From