Exp 10.1

0
Favorite
2
copy
Copy
84
Views
Exp 10.1

Circuit Description

Graph image for Exp 10.1

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for Omesh_Shukla

Exp 10.1

Omesh_Shukla
Profile image for ak7766@srmist.edu.in

Exp 10.1

ak7766@srmist.edu.in

Creator

DarshikaN

15 Circuits

Date Created

2 years ago

Last Modified

2 years ago

Tags

  • digital
  • counter

Circuit Copied From