Exp- 10 (i)

0
Favorite
0
copy
Copy
231
Views
Exp- 10 (i)

Circuit Description

Graph image for Exp- 10 (i)

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation
ja=1 ; ka=1
jb=qa; kb=qa
jc=qa qb ; kc = qa qb

Creator

RA2111026010239

17 Circuits

Date Created

2 years ago

Last Modified

2 years ago

Tags

  • digital
  • counter

Circuit Copied From