Exp-10

0
Favorite
1
copy
Copy
142
Views
Exp-10

Circuit Description

Graph image for Exp-10

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2011031010101

Exp-10_3-bit_Synchronous_Up-Counter

RA2011031010101

Creator

RA2011031010101

12 Circuits

Date Created

2 years, 10 months ago

Last Modified

2 years, 10 months ago

Tags

  • digital
  • counter

Circuit Copied From