Browser not supported

✕
Go back

Tier limit reached

✕

D Flip Flop

0
Favorite
0
copy
Copy
300
Views
Open Circuit
D Flip Flop
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for D Flip Flop

Circuit Graph

Verifying the function of D latch. The output Q takes on the value of D_input as long as the clock is high and Q holds the previous D_input values as long as clock signal is low.

There are currently no comments

Creator

Profile image for adelsha000

adelsha000

28 Circuits

Date Created

4 years, 8 months ago

Last Modified

4 years, 8 months ago

Tags

  • d flip-flop
  • #dlatch

Related Circuits

Preview of Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

by GGoodwin

9630
0
copy
31
Preview of 3-Bit Asynchronous Counter Using D-Flip Flop

3-Bit Asynchronous Counter Using D-Flip Flop

by Angeles_Maila

6648
1
copy
22
Preview of Master-Slave D Latch (Edge-Triggered D Flip-Flop)

Master-Slave D Latch (Edge-Triggered D Flip-Flop)

by GGoodwin

5586
0
copy
31

© 2025 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for D Flip Flop

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕