EXP 10 DOWN COUNTER

0
Favorite
2
copy
Copy
154
Views
EXP 10 DOWN COUNTER

Circuit Description

Graph image for EXP 10 DOWN COUNTER

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for SRIVEER

Copy of EXP 10 DOWN COUNTER

SRIVEER
Profile image for SRIVEER

Copy of EXP 10 DOWN COUNTER

SRIVEER

Creator

SRIVEER

14 Circuits

Date Created

2 years ago

Last Modified

2 years ago

Tags

  • digital
  • counter

Circuit Copied From