RA2011026010053 - Exp 10(Downcounter)

0
Favorite
6
copy
Copy
175
Views
RA2011026010053 - Exp 10(Downcounter)

Circuit Description

Graph image for RA2011026010053 - Exp 10(Downcounter)

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2011026010039

RA2011026010039 - Exp 10b

RA2011026010039
Profile image for RA2011026010014

RA2011026010014 - Exp 10(Downcounter)

RA2011026010014
Profile image for RA2011026010044

RA2011026010044 - exp 10B DOWN COUNTER

RA2011026010044
Profile image for RA2011026010055

RA2011026010055 - Exp 10(Downcounter)

RA2011026010055
Profile image for RA2011026010049

Experiment 10 - RA2011026010049 downcounter

RA2011026010049
Profile image for RA2111003011324

exp 10 down 324

RA2111003011324

Creator

RA2011026010053

23 Circuits

Date Created

2 years, 10 months ago

Last Modified

2 years, 10 months ago

Tags

  • digital
  • counter

Circuit Copied From