3-bit Synchronous down counter(AI-075) EXP-10

0
Favorite
0
copy
Copy
257
Views
3-bit Synchronous down counter(AI-075) EXP-10

Circuit Description

Graph image for 3-bit Synchronous down counter(AI-075) EXP-10

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Creator

Indira75

24 Circuits

Date Created

4 years, 1 month ago

Last Modified

4 years, 1 month ago

Tags

This circuit has no tags currently.

Circuit Copied From