Exp-10 3bit syn DOWN counter

0
Favorite
2
copy
Copy
183
Views
Exp-10 3bit syn DOWN counter

Circuit Description

Graph image for Exp-10 3bit syn DOWN counter

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for beee

Exp-10 3bit syn UP counter

beee
Profile image for Alsoknownas

Exp-10 3bit syn DOWN counter

Alsoknownas

Creator

beee

17 Circuits

Date Created

3 years, 1 month ago

Last Modified

3 years ago

Tags

  • digital
  • counter

Circuit Copied From