101_10sync up

0
Favorite
3
copy
Copy
345
Views
101_10sync up

Circuit Description

Graph image for 101_10sync up

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA1911028010130

130_10syn

RA1911028010130
Profile image for RA2011026010299

UP

RA2011026010299
Profile image for Mukundaan

EXP 10 sync up

Mukundaan

Creator

prashanth101

36 Circuits

Date Created

4 years ago

Last Modified

4 years ago

Tags

  • digital
  • counter

Circuit Copied From