XNOR Gate By NAND GATE

0
Favorite
0
copy
Copy
66
Views
XNOR Gate By NAND GATE

Circuit Description

Graph image for XNOR Gate By NAND GATE

Circuit Graph

The circuit performs the two-input Exclusive OR (XOR) logic function using three-level NAND gates. When the input signals are both logic LOW, NAND gates U2 and U3 both generate logic HIGH so the final output goes LOW. When the input signals are both logic HIGH, the output of NAND gate U1 becomes LOW resulting to NAND gates U2 and U3 both generating logic HIGH so the final output goes LOW. When the input signals are different, the output of NAND gate U1 is logic HIGH, NAND gates U2 and U3 will go to different logic states so the final output goes HIGH.

There are currently no comments

Creator

user-129495

6 Circuits

Date Created

1 year ago

Last Modified

1 year ago

Tags

  • xnor gate
  • xor gate
  • coincidence gates
  • three-level nor xnor gate
  • three-level nand xor
  • exclusive nor gate
  • three-level nor xnor
  • exclusive or gate
  • three-level nand xor gate

Circuit Copied From