Practica_4_Ejercicio1

0
Favorite
2
copy
Copy
156
Views
Practica_4_Ejercicio1

Circuit Description

Graph image for Practica_4_Ejercicio1

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Profile image for eiffel_mtz

Practica_4_Ejercicio2

eiffel_mtz
Profile image for eiffel_mtz

Practica_4_Ejercicio1_V2

eiffel_mtz

Creator

eiffel_mtz

105 Circuits

Date Created

2 years ago

Last Modified

2 years ago

Tags

  • digital
  • counter
  • 4-bit

Circuit Copied From