Exp 10 Down Counter

0
Favorite
1
copy
Copy
358
Views
Exp 10 Down Counter

Circuit Description

Graph image for Exp 10 Down Counter

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA1911031010015

Copy of Exp 10 Down Counter

RA1911031010015

Creator

RA1911031010015

15 Circuits

Date Created

4 years ago

Last Modified

3 years, 11 months ago

Tags

  • digital
  • counter

Circuit Copied From