Browser not supported

✕
Go back

Tier limit reached

✕

Registrador de deslocamento 4 bits JKD

0
Favorite
0
copy
Copy
119
Views
Open Circuit
Registrador de deslocamento 4 bits JKD
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for Registrador de deslocamento 4 bits JKD

Circuit Graph

This 4-bitshift register is a sequential circuit that uses JK flipflops, and a digital clock. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock.

There are currently no comments

Creator

Profile image for clarissasouza

clarissasouza

4 Circuits

Date Created

1 year, 5 months ago

Last Modified

1 year, 5 months ago

Tags

  • digital
  • counter
  • 4-bit

Circuit Copied From

Registrador de deslocamento 4 bits

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

11749
7
copy
270
Preview of 4-bit 2’s complement format adder/subtractor circuit

4-bit 2’s complement format adder/subtractor circuit

by TylerMint

7562
0
copy
8
Preview of 3-bit Adder

3-bit Adder

by EESal

6463
2
copy
25

© 2024 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for Registrador de deslocamento 4 bits JKD

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕