EXP10(2) DOWN REGNO_006

0
Favorite
0
copy
Copy
246
Views
EXP10(2) DOWN REGNO_006

Circuit Description

Graph image for EXP10(2) DOWN REGNO_006

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Creator

harshi13

27 Circuits

Date Created

4 years ago

Last Modified

4 years ago

Tags

  • digital
  • counter

Circuit Copied From