10 down

0
Favorite
3
copy
Copy
187
Views
10 down

Circuit Description

Graph image for 10 down

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2011026010418

10 down

RA2011026010418
Profile image for RA2011026010413

10 up

RA2011026010413
Profile image for RA2011026010415

10 b

RA2011026010415

Creator

RA2011026010413

18 Circuits

Date Created

3 years, 3 months ago

Last Modified

3 years, 3 months ago

Tags

  • digital
  • counter

Circuit Copied From