exp 10 (1)

0
Favorite
1
copy
Copy
363
Views
exp 10 (1)

Circuit Description

Graph image for exp 10 (1)

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA1911027010057

exp 10 (1) (1)

RA1911027010057

Creator

RA1911027010057

3 Circuits

Date Created

4 years, 2 months ago

Last Modified

4 years, 2 months ago

Tags

  • digital
  • counter

Circuit Copied From