Browser not supported

✕
Go back

Tier limit reached

✕

EXPERIMENT 10 DOWN

0
Favorite
0
copy
Copy
182
Views
Open Circuit
EXPERIMENT 10 DOWN
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for EXPERIMENT 10 DOWN

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Creator

Profile image for vanshpitalia

vanshpitalia

28 Circuits

Date Created

2 years ago

Last Modified

2 years ago

Tags

  • digital
  • counter

Circuit Copied From

Mod-8 synchronous Down Counter

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

11508
7
copy
268
Preview of 3-bit Adder

3-bit Adder

by EESal

6361
2
copy
25
Preview of 3-Bit Asynchronous Counter Using D-Flip Flop

3-Bit Asynchronous Counter Using D-Flip Flop

by Angeles_Maila

6114
1
copy
21

© 2024 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for EXPERIMENT 10 DOWN

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕