pMOS XOR Gate (Quadrature Test Signals)

0
Favorite
8
copy
Copy
2959
Views
pMOS XOR Gate (Quadrature Test Signals)

Circuit Description

Graph image for pMOS XOR Gate (Quadrature Test Signals)

Circuit Graph

This is a two-input XOR Gate implemented using pMOSFETs. The output is passively pulled down by resistor Ropd. The output pull-down resistor should be relatively high because of the poor driving capability of pMOS transistors. Note: Vini and Vinq are the input signals. The output is at the junction of Ropd and the drain terminals of Q1 and Q2. I intend to have the two input signals to be equal in frequency but in quadrature for observing the behavior in Transient Analysis. However I cannot configure the phase of a clock source so I used a sine wave input and applied it to a zero crossing detector to produce the equivalent quadrature signal.

There are currently no comments

Profile image for GGoodwin

pMOS XOR Gate (Switch Input)

GGoodwin
Profile image for арьплре

R1

арьплре
Profile image for Sakotai

pMOS XOR Gate (Quadrature Test Signals)

Sakotai
Profile image for Ернур

efbfdhgfhsgdf

Ернур
Profile image for Doniiiii

k3

Doniiiii
Profile image for Radmir00070

35.3

Radmir00070
Profile image for apchi

apchxuy113

apchi
Profile image for айтишник

4

айтишник

Creator

GGoodwin

1116 Circuits

Date Created

7 years, 5 months ago

Last Modified

7 years, 5 months ago

Tags

  • circuit fundamentals
  • pmos xor gate
  • mos basic logic gates