Experiment-10 up counter

0
Favorite
1
copy
Copy
159
Views
Experiment-10 up counter

Circuit Description

Graph image for Experiment-10 up counter

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for aman004

Experiment-10 up counter (1)

aman004

Creator

aman004

19 Circuits

Date Created

3 years ago

Last Modified

3 years ago

Tags

  • digital
  • counter

Circuit Copied From