Exp-10 DOWN Vagicherla Sai Avinash(RA1911003010754)

0
Favorite
1
copy
Copy
328
Views
Exp-10 DOWN Vagicherla Sai Avinash(RA1911003010754)

Circuit Description

Graph image for Exp-10 DOWN Vagicherla Sai Avinash(RA1911003010754)

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA1911003010754

Exp-10 UP Vagicherla Sai Avinash(RA1911003010754)

RA1911003010754

Creator

RA1911003010754

22 Circuits

Date Created

4 years, 1 month ago

Last Modified

4 years, 1 month ago

Tags

This circuit has no tags currently.

Circuit Copied From