EXP-10 UP COUNTER

0
Favorite
1
copy
Copy
154
Views
EXP-10 UP COUNTER

Circuit Description

Graph image for EXP-10 UP COUNTER

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2111030010259

EXP-10 DOWN COUNTER (1)

RA2111030010259

Creator

RA2111030010259

20 Circuits

Date Created

2 years, 1 month ago

Last Modified

2 years ago

Tags

  • digital
  • counter

Circuit Copied From