Down Counter

0
Favorite
1
copy
Copy
95
Views
Down Counter

Circuit Description

Graph image for Down Counter

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2111003010436

RA2111003010436 (Exp 10b)

RA2111003010436

Creator

kabby42

20 Circuits

Date Created

2 years ago

Last Modified

1 year, 11 months ago

Tags

  • digital
  • counter

Circuit Copied From