CALASANG_EST161_LAB 2

0
Favorite
1
copy
Copy
11
Views
CALASANG_EST161_LAB 2

Circuit Description

Graph image for CALASANG_EST161_LAB 2

Circuit Graph

To construct a dual-input and a three-input CMOS NAND gate.

There are currently no comments

Profile image for yamini16

CMOS NAND

yamini16

Creator

JCalasang18

6 Circuits

Date Created

3 years, 4 months ago

Last Modified

3 years, 4 months ago

Tags

This circuit has no tags currently.