exp-10a

0
Favorite
1
copy
Copy
84
Views
exp-10a

Circuit Description

Graph image for exp-10a

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for Manish4896

nithin

Manish4896

Creator

Manish4896

22 Circuits

Date Created

2 years, 2 months ago

Last Modified

2 years, 2 months ago

Tags

  • digital
  • counter

Circuit Copied From