JK - FF& Clock

0
Favorite
2
copy
Copy
109
Views
JK - FF& Clock

Circuit Description

Graph image for JK - FF& Clock

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for sriram154

exp 10

sriram154
Profile image for sriram154

JK - FF& Clock

sriram154

Creator

sriram154

10 Circuits

Date Created

2 years, 5 months ago

Last Modified

2 years, 5 months ago

Tags

  • digital
  • counter

Circuit Copied From