up counter

0
Favorite
1
copy
Copy
90
Views
up counter

Circuit Description

Graph image for up counter

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2111003011132

down counter

RA2111003011132

Creator

RA2111003011132

12 Circuits

Date Created

2 years, 1 month ago

Last Modified

2 years, 1 month ago

Tags

  • digital
  • counter

Circuit Copied From