Browser not supported

✕
Go back

Tier limit reached

✕

Copy of Activity 2.2.2 Universal Gates

0
Favorite
0
copy
Copy
84
Views
Open Circuit
Copy of Activity 2.2.2 Universal Gates
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for Copy of Activity 2.2.2 Universal Gates

Circuit Graph

NAND Only Logic Design AB + BC + CD = Alarm A'B' + C'D' = Booth PLTW

There are currently no comments

Creator

Profile image for dsierra10

Dsierra10

4 Circuits

Date Created

1 year, 5 months ago

Last Modified

1 year, 5 months ago

Tags

  • logic
  • nand
  • pltw
  • projectleadtheway
  • nand only
  • pltw 2.2.2

Circuit Copied From

Activity 2.2.2 Universal Gates

Related Circuits

Preview of 3.3.4 Synchronous Counters Sixty Second Timer

3.3.4 Synchronous Counters Sixty Second Timer

by tgriff1199

3915
3
copy
51
Preview of XOR using transistors

XOR using transistors

by psychogenic

2002
0
copy
15
Preview of 2 Bit Adder (7 Segment Display)

2 Bit Adder (7 Segment Display)

by Rlogar123

1986
0
copy
7

© 2024 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for Copy of Activity 2.2.2 Universal Gates

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕