Browser not supported

✕
Go back

Tier limit reached

✕

Display 7seg Catodo Comum

0
Favorite
0
copy
Copy
294
Views
Open Circuit
Display 7seg Catodo Comum
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for Display 7seg Catodo Comum

Circuit Graph

This is a 0 to 99 counter circuit using JK Flip Flops going to two 7-segment displays. In this circuit the LSB counts 0 to 9 and starts over. The MSB is clocked by the reset pulse from the LSB counter circuit.

There are currently no comments

Circuitos Lógicos Combinacionais
3 Members

Creator

Profile image for prof_romulo

Prof_Rômulo

1780 Circuits

Date Created

2 years, 1 month ago

Last Modified

1 year ago

Tags

  • digital
  • flip-flop
  • counter
  • jk flip-flop

Circuit Copied From

Counter 0-99 with 7-Seg Disp

Related Circuits

Preview of Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

by GGoodwin

9459
0
copy
31
Preview of Master-Slave S-R Latch (Pulse-Triggered Flip-Flop)

Master-Slave S-R Latch (Pulse-Triggered Flip-Flop)

by GGoodwin

7225
1
copy
22
Preview of 3-bit Adder

3-bit Adder

by EESal

6463
2
copy
25

© 2024 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for Display 7seg Catodo Comum

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕