JK - FF& Clock up

0
Favorite
1
copy
Copy
170
Views
JK - FF& Clock up

Circuit Description

Graph image for JK - FF& Clock up

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for karthikd

JK - FF& Clock down

karthikd

Creator

karthikd

46 Circuits

Date Created

3 years ago

Last Modified

2 years, 2 months ago

Tags

  • digital
  • counter

Circuit Copied From