Browser not supported

✕
Go back

Tier limit reached

✕

Positive edge-Triggered D-Flip-Flop using Basic Gates

0
Favorite
2
copy
Copy
1142
Views
Open Circuit
Positive edge-Triggered D-Flip-Flop using Basic Gates
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for Positive edge-Triggered D-Flip-Flop using Basic Gates

Circuit Graph

Attribution: Nolanjshettle at English Wikipedia [GFDL (http://www.gnu.org/copyleft/fdl.html) or CC BY-SA 3.0 (https://creativecommons.org/licenses/by-sa/3.0)] Positive Edge Triggered D-Flip-Flop using Basic Gates only. NAND gate is replaced by AND gate followed by NOT gate.

There are currently no comments

Profile image for jaycereyes

Positive edge-Triggered D-Flip-Flop using Basic Gates

jaycereyes
Profile image for CGElectron

Positive edge-Triggered D-Flip-Flop using Basic Gates

CGElectron

Creator

Profile image for shashank08

Shashank08

1 Circuit

Date Created

6 years, 2 months ago

Last Modified

6 years, 1 month ago

Tags

  • basic logic gates
  • flip-flop

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

11919
7
copy
270
Preview of Counter to 7 Segment Display with JK Flip-flops and Logic Gates

Counter to 7 Segment Display with JK Flip-flops and Logic Gates

by robo_Jeff

11075
8
copy
39
Preview of Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

Master-Slave D Latch (Edge-Triggered D Flip-Flop) With Preset And Clear

by GGoodwin

9558
0
copy
31

© 2025 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for Positive edge-Triggered D-Flip-Flop using Basic Gates

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕