LAB 6 JK PULSE

0
Favorite
0
copy
Copy
204
Views
LAB 6 JK PULSE

Circuit Description

Graph image for LAB 6 JK PULSE

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Creator

kbnh1344

9 Circuits

Date Created

2 years ago

Last Modified

2 years ago

Tags

  • digital
  • counter

Circuit Copied From