Browser not supported

✕
Go back

Tier limit reached

✕

down counter 104 EXP10

0
Favorite
3
copy
Copy
167
Views
Open Circuit
down counter 104 EXP10
Social Share
Embed circuit
Embed linked image

Circuit Description

Graph image for down counter 104 EXP10

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2011003011059

down counter RA2011003011059

RA2011003011059
Profile image for Priyankush

EXP10

Priyankush
Profile image for RA2011003011073

down counter RA2011003011073

RA2011003011073

Creator

Profile image for tanishq2505

Tanishq2505

23 Circuits

Date Created

2 years, 11 months ago

Last Modified

2 years, 11 months ago

Tags

  • digital
  • counter

Circuit Copied From

up counter 104 EXP10

Related Circuits

Preview of D flip-flop

D flip-flop

by Sobrjery

11272
7
copy
268
Preview of 3-bit Adder

3-bit Adder

by EESal

6295
2
copy
25
Preview of 3-Bit Asynchronous Counter Using D-Flip Flop

3-Bit Asynchronous Counter Using D-Flip Flop

by Angeles_Maila

5860
1
copy
21

© 2024 National Instruments Corp. ALL RIGHTS RESERVED.

Hosted Services Terms Privacy Policy Export Notices Terms of Use

Circuit Graph

✕
Graph image for down counter 104 EXP10

Remove Comment

✕

Are you sure you want to remove your comment? This action cannot be undone.

Cancel Remove Comment

✕
Cancel Send

Enter Email

✕