EXP 10(A) UP COUNTER

0
Favorite
1
copy
Copy
196
Views
EXP 10(A) UP COUNTER

Circuit Description

Graph image for EXP 10(A) UP COUNTER

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2011026010423

EXP 10(B) DOWN COUNTER (1)

RA2011026010423

Creator

RA2011026010423

17 Circuits

Date Created

3 years ago

Last Modified

3 years ago

Tags

  • digital
  • counter

Circuit Copied From