EXP 10(1) 096

0
Favorite
1
copy
Copy
158
Views
EXP 10(1) 096

Circuit Description

Graph image for EXP 10(1) 096

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2011027010096

EXP 10(2) 096 (1)

RA2011027010096

Creator

RA2011027010096

21 Circuits

Date Created

3 years, 1 month ago

Last Modified

3 years, 1 month ago

Tags

  • digital
  • counter

Circuit Copied From