4-bit async-up counter using postive edge triggered JK-FFs

0
Favorite
1
copy
Copy
151
Views
4-bit async-up counter using postive edge triggered JK-FFs

Circuit Description

Graph image for 4-bit async-up counter using postive edge triggered JK-FFs

Circuit Graph

Desgin a synchronous BCD counter using T flip flop and verify its performance using Multisim

There are currently no comments

Profile image for XcodeX66

4-bit async-down counter using postive edge triggered JK-FFs

XcodeX66

Creator

XcodeX66

31 Circuits

Date Created

1 year, 4 months ago

Last Modified

1 year, 4 months ago

Tags

This circuit has no tags currently.

Circuit Copied From