Master-Slave D Latch (Edge-Triggered D Flip-Flop)
0
Favorite
31
Copy
5514
Views
Circuit Description
Circuit Graph
This circuit is an interconnection of D and S-R latches in master-slave configuration. This results to a negative-edge-triggered D flip-flop. This can be converted to a positive-edge-triggered flip-flop by inserting an inverter at the clock (CLK) input.
The output signals always start in undetermined state but this will be removed by the subsequent falling edge of the clock (CLK) input where the state of the D input and its complement replace Q and NOTQ respectively.
Creator
GGoodwin
1116 Circuits
Date Created
6 years, 3 months ago
Last Modified
6 years, 3 months ago
Tags
Open Circuit
✕Circuit Graph
✕
There are currently no comments