experiment 10 down counter

0
Favorite
1
copy
Copy
141
Views
experiment 10 down counter

Circuit Description

Graph image for experiment 10 down counter

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA2111030010111

down counter

RA2111030010111

Creator

RA2111030010111

26 Circuits

Date Created

2 years, 2 months ago

Last Modified

2 years, 2 months ago

Tags

  • digital
  • counter

Circuit Copied From