RA1911028010081 - Experiment 10 (Down Counter)

0
Favorite
1
copy
Copy
211
Views
RA1911028010081 - Experiment 10 (Down Counter)

Circuit Description

Graph image for RA1911028010081 - Experiment 10 (Down Counter)

Circuit Graph

Synchronous Counter Design a 3-bit synchronous down counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for RA1911028010129

RA1911028010129 - Experiment 10 (3-bit synchronous Down Counter)

RA1911028010129

Creator

RA1911028010081

20 Circuits

Date Created

4 years ago

Last Modified

4 years ago

Tags

  • digital
  • counter

Circuit Copied From