4- Bit Synchronous Binary up Counter

0
Favorite
8
copy
Copy
397
Views
4- Bit Synchronous Binary up Counter

Circuit Description

Graph image for 4- Bit Synchronous Binary up Counter

Circuit Graph

This 4-bit digital counter is a sequential circuit that uses JK flipflops, AND gates, and a digital clock. For each clock tick, the 4-bit output increments by one. After it reaches it's maximum value of 15 (calculated by 2^4-1), it resets to zero. Each probe measures one bit of the output, with PR1 measuring the least significant bit and PR4 measuring the most significant bit. PR5 is the clock. Expand this circuit by adding a digital to analog converter!

There are currently no comments

Profile image for natpana_pakathu_vitupayan

2- Bit Synchronous Binary up Counter

natpana_pakathu_vitupayan
Profile image for 56+0216065

2- Bit Synchronous Binary up Counter

56+0216065
Profile image for dhanvant

Synchronous up Counter

dhanvant
Profile image for natpana_pakathu_vitupayan

2- Bit Synchronous Binary up Counter

natpana_pakathu_vitupayan
Profile image for Mahesh1289

2- Bit Synchronous Binary UP Counter

Mahesh1289
Profile image for stark_c

4- Bit Synchronous Binary up Counter

stark_c
Profile image for natpana_pakathu_vitupayan

2- Bit Synchronous Binary up Counter (1)

natpana_pakathu_vitupayan
Profile image for natpana_pakathu_vitupayan

2- Bit Synchronous Binary up Counter(down)

natpana_pakathu_vitupayan

Creator

rashaq

10 Circuits

Date Created

3 years, 1 month ago

Last Modified

3 years, 1 month ago

Tags

This circuit has no tags currently.

Circuit Copied From