Configurable-Precedence NAND S-R Latch

0
Favorite
0
copy
Copy
196
Views
Configurable-Precedence NAND S-R Latch

Circuit Description

Graph image for Configurable-Precedence NAND S-R Latch

Circuit Graph

This is an enhancement to the circuit NAND Set-Reset Latch With Precedence. Three more additional two-input NAND gates were added to make the precedence between SET and RESET easily selectable. The two input signals remain both active-high, a third input (PRCTL) controls the precedence/priority between SET and RESET. If PRCTL is 1 SET has precedence over RESET, if PRCTL is 0 RESET has precedence over SET.

There are currently no comments

Creator

Date Created

3 years, 3 months ago

Last Modified

3 years, 3 months ago

Tags

  • configurable-precedence reset-set latch
  • reset-set latch with precedence
  • r-s latch with precedence
  • configurable-precedence set-reset latch
  • configurable-precedence r-s latch
  • set-reset latch with precedence
  • latch with precedence
  • configurable-precedence latch
  • s-r latch with precedence
  • configurable-precedence s-r latch

Circuit Copied From