down counter

0
Favorite
1
copy
Copy
92
Views
down  counter

Circuit Description

Graph image for down  counter

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Profile image for am6564

ex 10.2

am6564

Creator

RA2111026010179

39 Circuits

Date Created

2 years ago

Last Modified

2 years ago

Tags

  • digital
  • counter

Circuit Copied From