arsath

0
Favorite
0
copy
Copy
84
Views
arsath

Circuit Description

Graph image for arsath

Circuit Graph

Synchronous Counter Design a 3-bit synchronous counter with the sequence below by using JK flip flops. 1 5  3  7  4 0 2  6  ... Apply the clock pulses and observe the output. Verify your design with output waveform simulation

There are currently no comments

Creator

alarsathaarif16

5 Circuits

Date Created

1 year, 8 months ago

Last Modified

1 year, 8 months ago

Tags

  • digital
  • counter

Circuit Copied From